Abstract-We propose an approach based on sensitivity analysis to evaluate threshold voltage variability of nanoscale MOSFETs due to line edge roughness (LER) and to random discrete dopants (RDD). It requires a very limited number of TCAD simulations, corresponding to computational load much smaller than that required for statistical simulations. We apply our approach to 45 nm CMOS technology, and show that with only few tens of device simulations one can obtain results comparable to those of statistical simulations, with an improved understanding of the impact of physical parameters on the variability of electrical characteristics.
INTRODUCTION
Managing the statistical dispersion of transistor characteristics is one of the main requirements in the development of current and next CMOS technology nodes. To this purpose, one needs i) full understanding of variability sources and ii) tools and methods for a quantitative evaluation of parameter fluctuations at the device design and manufacturing stage.
Regarding the latter issue, statistical simulations are now the preferred approach [1, 2] . As far as threshold voltage is concerned, the main sources of variability have been clearly identified and understood: random dopant distribution (RDD), line-edge roughness (LER), oxide-thickness variations [3] , and polysilicon or metal-gate random grain distribution (RGD) [4] .
In the literature, some analytical models of threshold voltage dispersion due to RDD [5, 6] and to LER [7] have been proposed. Typically, they can be used only in the case of idealized structures and/or very simple doping profiles. However, analytical and semianalytical models have two important advantages: they are way faster than statistical simulations, and can help to clearly identify and understand the role of key physical parameters on the variability electrical parameters.
Here, we propose an approach based on sensitivity analysis and a limited number of TCAD simulations that provides the advantages of speed and physical understanding that is typical of analytical models, and the possibility of considering realistic doping profiles and geometry provided by TCAD simulations.
We focus on threshold voltage variability due to LER and RDD, considering the case of 45 nm bulk CMOS nMOSFETs for which data from statistical simulations to be used as a comparison are available [4] .
Limited to the effect of LER, we have already demonstrated -for a different device structure -that our methodology allows us to obtain quantitatively very similar results as a 3D statistical simulation, which requires much larger computational resources [8] .
II. APPROACH
The approach we propose requires us, as a first step, to translate all variability sources (process and geometry) in terms of dispersion of a set of synthetic parameters. Then, we have to identify a set of independent variability sources and synthetic parameters. Finally, we have to evaluate through sensitivity analisys the contribution to the dispersion of electrical parameters (e.g. the threshold voltage V th ) of each independent source. The last step is based on the assumption that the effect of each source of variability is sufficiently small that linearization is applicable.
The considered device is a minimum size nMOSFET, with polysilicon gate length of 42 nm, oxide thickness 1.7 nm, width of 45 nm. Further data can be found in Ref. [4] . TCAD simulations and scripts have been performed with Sentaurus [9] .
A. Effect of random dopant distribution
In the case of RDD, the source of threshold voltage dispersion is the fluctuation of the dopant distribution in the active area. What matters is not only the total number of dopants in the active area, but also their position. However, we do not need to know with atomistic precision the effect of dopant distribution on threshold voltage.
First, we can acknowledge that the mechanism is mainly due to electrostatics, therefore impurity position along the width direction is not relevant. This allows us to simplify our analysis considering only 2D device structures. Then, we can assume that the effects of fluctuations of the number of dopants in different regions are small enough to add up linearly.
For a given variation of dopant distribution ΔN A (x,y,z) with respect to the nominal value we can write the following expression:
Where ΔV th is the resulting variation of the threshold voltage, and K(x,y) has the role of a propagator. The expression requires the linearity assumption to hold. The first assumption implies that K does not depend on z.
To conveniently compute the propagator K, we can assume that K is a smooth function of x and y, and move from the continuum to a discrete space, partitioning the active area in small rectangular boxes, as shown in Fig. 1a . Now we can write:
The sum runs over all boxes, ΔN i is the variation of the number of dopants in box i, and ΔV thi is the threshold voltage variation if only dopants in box i are varied.
In practice, we multiply doping in box i by a factor (1+α) and compute ΔV thi with TCAD simulations. Therefore we have 
We know need another reasonable assumption: doping variations in different boxes are non independent Poissonian processes. Therefore from (4) we can write 
Since N i is a Poisson process is The threshold voltage dispersion due to RDD only requires a single TCAD simulation for each box, and an integral of the doping profile in each box. Box partitioning is shown in Fig. 1 and is smaller than the whole active area, because one can easily check that far from the channel the impact of doping fluctuations on V th rapidly goes to zero.
To evaluate what is the granularity of partition required to obtain reasonably accurate results we have used different partitions, shown in Fig. 2: 10x1 a) , 10x2 (b), 10x5 (c), 20x 10 (d), 40x20 (e). The table in Fig. 2 shows the standard deviation of the threshold voltage obtained at V ds = 50 mV, and Vds = 1.1 V. If the device is symmetric with respect to a source-drain swap, for low V ds we can reduce to half the number of simulations required, since the propagator too is simmetric. Results show that only few simulations (in case 2b 20 for high V ds , or 10 for low Vds) are sufficient to obtain reasonably accurate results. Very accurate results can be obtained in case 2d with a factor 10 more simulations. We have also checked that doping variations in the regions external to the partitions shown have no effect on the threshold voltage.
B. Effect of line-edge roughness
We can translate line edge roughness in term of the dispersion of the average position of both gate edges along the y axis ( We find that:
The variance of th V due to line-edge roughness therefore is: 
All required derivatives only require two 2D TCAD simulations, and are strictly dependent on device length, as shown in Fig. 3 .
The total variance of the threshold voltage is computed by summing the variances due to all independent physical effects. III DISCUSSION Table 1 shows the results for LER and RDD and the value of total variance of threshold voltage for V ds equal to 50 mV and As can be seen, results for the random dopants agree pretty well, also considering that the standard deviation of the error for the statistical method is 5% (ensembles of 200 devices). For the LER, especially at low V ds , there is a significant discrepancy for which we do not have an explanation. The same method, applied to different devices in the case of LER and compared with statistical simulation results from the same group [8] , provided a very good agreement.
We have shown that if the appropriate independent parameters are identified, the evaluation of the dispersion of the threshold voltage only requires the computation of a limited number of derivatives, each obtainable from one or two two-dimensional device simulations. The procedure is much less expensive from a computational point of view with respect to a statistical simulation (typically 100-200 3D simulations with a very fine grid). Obviously, there is a price to pay, in terms of the initial analysis of variability sources and the consequent assumptions.
We firmly believe that the method presented here is a powerful tool to quickly evaluate variability of device parameters in the context of technology developments, using simulations tools already available and routinely used by CMOS technology developers. It also provides a better understanding of the effect of single physical parameters on the overall device behaviour, and can therefore be a useful guide for device design. Stat. Sim [4] V DS = 50mV
Our method V DS = 1.1V
Stat.Sim [4] V DS = 1.1V 
